Abstract-This paper presents the implementation of a high speed UWB technology is based on transmission and reception of low power over sampled CMOS comparator for use in a sub-nanosecond pulses, such that the overall signal is spread (GSps) for a 528 megahertz (MHz) input bandwidth. The along with the type of ADC and corresponding comparator operates on a IV power supply. The total input specifications. Part III details out the design of the high referred offset of the comparator at 4 GSps is 33.1 mV which is speed comparator and Part IV highlights the results of the about 0.6 LSB for a 4 bit flash converter.
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simulation. The comparator was designed and simulated using CMOS 90nm process technology. All transistors used were CMOS high speed standard VT process. Reference Volage Fig. 5 shows the output latch used in this comparator. The latch is regenerative providing a rail to rail output. It reference. There are 16 LSB levels that correspond to a 4 bit precision requirements for digital ultra-wideband radio receivers", ADC. Fig.7 
